RtrASSoc - An Adaptable Superscalar Reconfigurable System-On-Chip
نویسندگان
چکیده
This paper describes the purpose of development for RtrASSoc, an Adaptable, Superscalar and Reconfigurable System on Chip. The RtrASSoc will be used in Embedded Systems that need capacity, performance, and low cost, based on Programmable System-on-Chip (PSOC), where part of the system will be a embedded superscalar processor (ESP), another part will be a Embedded Operating System (EOS), and finally a reconfigurable part where a reconfigurable rotines (RR) can be reconfigured, extracts from the application program. A Ccompiler extract the reconfigurable rotines from the application program and fix the parameters for reconfiguration that will be used during the execution program of the application. The system will be tested in recognition pattern applications in a FPGA Virtex from Xilinx.
منابع مشابه
Integrate Online Model Checking into Distributed Reconfigurable System on Chip with Adaptable OS Services
This paper presents a novel flexible, dependable, and reliable operating system design for distributed reconfigurable system on chip. The dependability and reliability are achieved by integrating online model checking technique. Each OS service has different implementations which are further partitioned into small blocks. This operating system design allows the OS service to be adapted at runti...
متن کاملHardware-software co-simulation of bus-based reconfigurable systems
One of the most flexible and modular approaches to reconfigurable systems is a bus-based approach. In order to get realistic performance estimates of these systems, detailed modeling of the processor as well as the bus and memory hierarchy is required. In addition, when coupling one or more reconfigurable units with a superscalar, out-of-order issue, load/store RISC CPU using the on-chip system...
متن کاملImproving Instruction Level Parallelism through Reconfigurable Units in Superscalar Processors
With reducing feature sizes, more transistors can be integrated on the chip. The increased transistor budget can be utilized to improve the instruction level parallelism (ILP) exploited from the processor. However, the transistors cannot be used to arbitrarily increase the processor width and size in the hope of exploiting better ILP. In this paper, we propose an architecture where the supersca...
متن کاملCo-Simulation of a Hybrid Multi-Context Architecture
Reconfigurable computing architectures aim to dynamically adapt their hardware to the application at hand. As research shows, the time it takes to reconfigure the hardware forms an overhead that can significantly impair the benefits of hardware customization. Multi-context devices are one promising approach to overcome the limitations posed by long reconfiguration times. In contrast to more tra...
متن کاملA Reconfigurable Platform for Real-Time Embedded Video Image Processing
The increasing ubiquity of embedded digital video capture creates demand for high-throughput, low-power, flexible and adaptable integrated image processing systems. An architecture for a system-ona-chip solution is proposed, based on reconfigurable computing. The inherent system modularity and the communication infrastructure are targeted at enhancing design productivity and reuse. Power consum...
متن کامل